DAC 2012 offer six tutorials, eight workshops18 May 2012
Share this page with your friends
"The focus of the tutorials and workshops for 2012 is on technologies that have become important recently, such as virtual platforms, high-level synthesis and designing 3D chips using through-silicon vias," noted Michael "Mac" McNamara of Cadence Design Systems, tutorial & workshop chair for DAC 2012. "The concise two-hour DAC tutorials are delivered in a very accessible format and presented by experts in each field, drawn from users, manufacturers and tool suppliers. The tutorials are a great way for engineers to quickly get up-to-speed with new technologies. To accommodate our attendees' busy schedules, each tutorial is repeated three times on Monday, June 4th."
The workshops (except for the final one) are all presented in parallel all day on Sunday, June 3rd. Topics include:
1. System-level Design of Automotive Electronics/Software
2. CMOS Design at 60GHZ and Beyond, Capabilities and Challenges
3. More than Moore Technologies
4. Computing in Heterogeneous, Autonomous 'N' Goal-oriented Environments
5. 4th International Workshop on Bio-design Automation at DAC
6. EDA on Process Automation
7. Young Faculty Workshop
8. Post-silicon Debug: Technologies, Methodologies and Best Practices (all day Thursday, June 7th)
The tutorials are presented in parallel three times, from 8:30-10:30AM, then from 11:30AM-1:30PM, and finally from 3:30-5:30PM on Monday, June 4th. The tutorial topics include:
1. Synthesizing SystemC to Layout, presented by Michael Boem of Intel.
2. Enough Talk! Practical Approaches to 3-D IC—TSV/Silicon Interposer and Wide I/O Implementation from People Who Have Been There and Done That, presented by Frank Lee of TSMC and Marc Greenberg of Cadence Design Systems.
3. System Level Exploration of Power, Temperature, Performance and Area for Multicore Architectures, presented by Houman Homayoun and Manish Arora, both from University of California at San Diego, and Amin Ansari of University of Illinois at Urbana-Champaign.
4. Understanding and Overcoming Pattern-induced Design Challenges in the 20nm and 14nm Technology nodes, presented by Kuang-Kuo Lin of Samsung, vassilios Gerousis of Cadence Design Systems, Lars Liebmann of IBM and Andres Torres of Mentor Graphics.
5. Analog and Mixed-signal Design at Advanced Process Nodes, presented by Jim McMahon, Stacy Whiteman and Fang-Cheng Chang, all of Cadence Design Systems and Robert Mullen of TSMC.
6. Pre-silicon Native Embedded Software Development Solutions, presented by Robert Kaye of ARM, and Jon McDonald and Mark Mitchell, both of Mentor Graphics.
DAC offers a great all-inclusive package that provides access to all conference sessions, tutorials and workshops. Details of all the tutorials and workshops, including summaries and presenter biographies and room numbers, are on the DAC website at www.dac.com.
Want to more of this to be delivered to you for FREE?
Subscribe to EDN Asia alerts and receive the latest design ideas and product news in your inbox.
Got to make sure you're not a robot. Please enter the code displayed on the right.Please enter the valid code. Sorry, you have reached the maximum number of requests allowed. You may wish to try again after a few hours.
Time to activate your subscription - it's easy!
We have sent an activate request to your registerd e-email. Simply click on the link to activate your subscription.
We're doing this to protect your privacy and ensure you successfully receive your e-mail alerts.
Topological insulator to aid in controlling magnetic memory
Bismuth selenide topological insulators enable electrical currents to exert a torque on an adjacent magnetic layer, which could lead to memory technologies that use the least possible energy.
The Joint Labs will enable the development of semiconductor technologies and allow partners to undertake solutions-oriented semiconductor R&D and facilitate commercialisation.