Cadence unveils verification IP for HDMI 2.010 Sep 2013
Share this page with your friends
Cadence Design Systems said it has made available its verification IP for the HDMI 2.0 specification. The VIP allows designers to confirm prior to mass production whether their systems-on-chip (SoCs) are in compliance with the HDMI 2.0 specification.
The company said the VIP works with all major logic simulators, verification languages, and methodologies, including the universal verification methodology (UVM). It can also support new high-definition video format that can allow for the development of next-generation TVs.
"The HDMI 2.0 verification IP provided by Cadence enabled a small verification team to deliver reliable results within very tight schedule constraints. By reducing the effort required to develop a verification solution, our engineers were able to focus on other tasks crucial to project completion," said Larry Porter, verification manager, Display Products Division STMicroelectronics.
"The introduction of the HDMI 2.0 Specification represents a major milestone for the HDMI Forum," said Robert Blanchard of Sony Corporation, president of the HDMI Forum. "Our members collaborated closely to take the highly successful HDMI Specification to the next level by expanding audio and video features for consumer electronics applications."
Want to more of this to be delivered to you for FREE?
Subscribe to EDN Asia alerts and receive the latest design ideas and product news in your inbox.
Got to make sure you're not a robot. Please enter the code displayed on the right.Please enter the valid code. Sorry, you have reached the maximum number of requests allowed. You may wish to try again after a few hours.
Time to activate your subscription - it's easy!
We have sent an activate request to your registerd e-email. Simply click on the link to activate your subscription.
We're doing this to protect your privacy and ensure you successfully receive your e-mail alerts.
In this platform, TSMC offers multiple processes to provide significant power reduction benefits for IoT and wearable products and a comprehensive design ecosystem to accelerate time-to-market.