Path: EDN Asia >> Product Centre >> Industrial/Mil/Aero >> RTL Compiler 13.1 boosts physically aware functions
Industrial/Mil/Aero Share print

RTL Compiler 13.1 boosts physically aware functions

22 Nov 2013

Share this page with your friends

Cadence Design Systems has unveiled version 13.1 of its Encounter RTL Compiler, which features new programs for physically aware capabilities. Promising 15 per cent better power efficiency, this latest RTL Compiler model can improve silicon results by allowing engineers to use physical aware techniques at the earliest phases of synthesis. The Encounter RTL Compiler 13.1 has already received positive feedback from Fujitsu Semiconductor America, which recently adopted the technology.

As geometries shrink beyond 28nm, changes in interconnect characteristics make it much more difficult to achieve optimal timing and closure. The new RTL Compiler capabilities let design teams address these challenges earlier in the design process so they can achieve faster timing closure, while improving performance, power and area.

Features of the new RTL synthesis capabilities include physically aware structuring, mapping, multi-bit cell inferencing and design for test that offer significant benefits for Cadence customers. Physically aware structuring and mapping can improve performance by more than 10 per cent and area by more than 15 per cent on complex SoCs by considering pin and register placement when deciding which micro-architectures to synthesise to, and how to balance them. Physically aware multi-bit cell inferencing can lower power by more than 10 per cent by merging single registers into multi-bit registers that share a clock.

"Cadence has re-architected RTL Compiler to weave physical awareness into stages of RTL synthesis that were traditionally logic only, allowing engineers to leverage floorplan and placement data as early as possible in the flow to ensure correlation with the Encounter Digital Implementation System," said Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence.




Want to more of this to be delivered to you for FREE?

Subscribe to EDN Asia alerts and receive the latest design ideas and product news in your inbox.

Got to make sure you're not a robot. Please enter the code displayed on the right.

Time to activate your subscription - it's easy!

We have sent an activate request to your registerd e-email. Simply click on the link to activate your subscription.

We're doing this to protect your privacy and ensure you successfully receive your e-mail alerts.


Add New Comment
Visitor (To avoid code verification, simply login or register with us. It is fast and free!)
*Verify code:
Tech Impact

Regional Roundup
TSMC rolls out technology platform for IoT, wearables apps
In this platform, TSMC offers multiple processes to provide significant power reduction benefits for IoT and wearable products and a comprehensive design ecosystem to accelerate time-to-market.

Hardware development kit targets wearables, IoT
LTE module aims at automotive comm devices


News | Products | Design Features | Regional Roundup | Tech Impact