Free Print Subscription Printer-friendly version Email to a Friend

High-performance processor has re-configurable internal circuit

( 01 Aug 2002 )
— Akira Fukuda in Japan

Cell-based ASICs are a common choice for processing fixed algorithms for images, voice, and encryption. However, designing ASICs is time-consuming, and they are not reconfigurable. While µPs and FPGAs could be used in place of ASICs and can be reconfigured, their performance is not good enough.



The DAP/DNA processor consists of a core, with ALUs and other functional cells arranged in the form of a matrix, a RISC processor core, configuration memories, cache memory, etc.



The start-up company IP Flex claims to have solved this problem with its processor called the DAP/DNA (digital application processor/distributed network architecture). The device boasts performance equivalent to or better than an ASIC, can be designed as quickly as a µP or FPGA, and can be reconfigured.

This device comprises a signal processor core, DNA Matrix, a RISC processor core, configuration memory, cache memory, and other components. The functional cells of the DNA Matrix, such as the 32-bit ALUs and shifter, are arranged in a matrix array. There are between 2,000 and 10,000 gates per functional cell, and over 100 ALUs inside the device.

A dedicated circuit in the DNA Matrix is formed to enable simultaneous processing by several ALUs. For example, four ALUs can be combined for 128-bit processing. “The maximum capacity is determined by the number of calculation units inside the DNA
Matrix. Performance is enhanced if the number of calculation units is increased, or the accumulation scale is raised,” explains Mr. Kosuke Shiba, department manager at IP Flex’s R&D Center.

High-quality performance is ensured by the use of 32-bit buses that allow high-speed connections between functional cells. Data from cache memory is transferred to several ALUs for processing.

Unlike conventional µPs, the command code and the data for processing do not need to be read separately for each instruction. As a result, the performance of IP Flex’s device is much better than that of a conventional µP.

The processor is manufactured on a platform of cell-based ASICs. The device comprises six million gates, and is powered by a 1.8-V power supply. The chip measures 13 by 14.5 mm, and has a 100-MHz clock frequency.


IP Flex
Fax (81) 3-5428-8360
www.ipflex.com

 
Free Print Subscription Printer-friendly version Email to a Friend
Article Rating 
Average Rate: No rating yet
 
Poor Quite Good Good Very Good Excellent
 
 
Related Content 
 
 
WEBCASTS
 
KNOWLEDGE CENTER
Panasonic Key Devices Guide 2008:
 
Fairchild Semiconductor :
 
 
Highest Rated  
 
 
 
ADVERTISEMENT
Press Release 
 
TECHNOLOGY NEWS
 
RESOURCE CENTER


 
 
PRODUCT NEWS
 
FEATURED SPONSORS


 
 
 
DESIGN CENTERS
 
ADVERTISEMENT
     
Reference Designs 
   
     
 
 
 


RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
What type of environmental regulation do you think will be most beneficial for the tech industry?
Proper recycling and disposal
Push for power efficiency and energy conservation
Chemical/lead regulation
View results

Outlook and Trends 2008
 
 
 


 

Reed Electronics Group | Reed Business Information Asia |
EDN India | EDN Taiwan | EDN Korea | EDN Japan | EDN China | EDN | EDN Europe
ECN Asia | ECN Taiwan | ECN Korea | ECN China | EB Asia | WDDA | WDDA Taiwan | WDDA China

 
ABOUT EDN Asia | FREE SUBSCRIPTION | CONTACT US
   
© 2009 Reed Business Information, a division of Reed Elsevier Inc.
All rights reserved. Use of this web site is subject to its Terms and Conditions of Use. View our Privacy Policy.