Free Print Subscription Printer-friendly version Email to a Friend

Integrated hardwares/software approach tackles network bandwidth bottlenecks

( 01 Jun 2002 )
By John Ribeiro in India

As the speed and complexity of data crossing networks steadily increases, network management becomes ever more difficult. Bangalore-based U&I System Design has developed a solution to monitor, analyze, and manage diverse high-speed data, based on an ASIC called NetMon on a chip (NOAC). The ASIC is housed on a PCI-card called Hardware Gigabit Netmon, which works with U&I’s Linux host-based network management application, called Spyderwatch, to provide network analysis and management in real time even at gigabit speeds.


The Hardware Gigabit Netmon has three modulesthe network interface module (NIM), the NOAC, and on-board SDRAM and CAM modules. The NIM uses standard ICs and transceivers that connect directly to the physical network. Where appropriate, this module can have a built-in network tap to allow a direct connection “in the middle of the line” without using external equipment. The SDRAM stores the incoming data from the NIM. The data is stored on the fly from the NIM into the appropriate slot in the SDRAM, to handle defragmentation of the IP packet. The CAM is preset with the search constraints and the mask to enable quick searching of the different filters to check for the best match. The NOAC chip controls the operation. It is currently implemented in FPGA. The NOAC design has been synthesized for 0.18 micron, and will be converted to an ASIC once volume demand for the product picks up.

"Packets on a network are very fragmented, and in a software-only solution typically the fragment itself is processed to extract the data for the aggregation table, which is updated as a new fragment is processed. But that solution adds a huge overhead," says Abhaya Deshmukh, director at U&I. The packet reassembler on the NOAC is hardwired, and the packet can be reassembled at the speed at which the data is coming in.

Developed using CORBA, Java, and C++, Spyderwatch enables the monitoring and analysis of all services that are transported over the network including the type of traffic, its volume and content. The data that is input from the Hardware Gigabit Netmon to Spyderwatch is already structured to facilitate this analysis. Since the monitoring is done passively using sniffer technology, the system places very little additional load on the network. Besides offering the Hardware Gigabit Netmon card along with Spyderwatch, U&I also plans to offer the card as a gigabit processing engine for other applications.


U&I System Design Ltd
Fax (91) 80-346-0877
www.uiscpl.com

 
Free Print Subscription Printer-friendly version Email to a Friend
Article Rating 
Average Rate: No rating yet
 
Poor Quite Good Good Very Good Excellent
 
 
Related Content 
 
 
WEBCASTS
 
KNOWLEDGE CENTER
Panasonic Key Devices Guide 2008:
 
Fairchild Semiconductor :
 
 
Highest Rated  
 
 
 
ADVERTISEMENT
Press Release 
 
TECHNOLOGY NEWS
 
RESOURCE CENTER


 
 
PRODUCT NEWS
 
FEATURED SPONSORS


 
 
 
DESIGN CENTERS
 
ADVERTISEMENT
     
Reference Designs 
   
     
 
 
 


RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
What type of environmental regulation do you think will be most beneficial for the tech industry?
Proper recycling and disposal
Push for power efficiency and energy conservation
Chemical/lead regulation
View results

Outlook and Trends 2008
 
 
 


 

Reed Electronics Group | Reed Business Information Asia |
EDN India | EDN Taiwan | EDN Korea | EDN Japan | EDN China | EDN | EDN Europe
ECN Asia | ECN Taiwan | ECN Korea | ECN China | EB Asia | WDDA | WDDA Taiwan | WDDA China

 
ABOUT EDN Asia | FREE SUBSCRIPTION | CONTACT US
   
© 2009 Reed Business Information, a division of Reed Elsevier Inc.
All rights reserved. Use of this web site is subject to its Terms and Conditions of Use. View our Privacy Policy.