Xilinx simplifies memory interface designs with new complete FPGA solutions

Xilinx has announced immediate availability of its low cost Spartan-3A FPGA development kit for DDR2 SDRAM interfaces, the Virtex-5 FPGA development platform (ML-561) for multiple high-performance memory interfaces (I/Fs), and the memory interface generator (MIG) software version 1.7. These complete solutions enable FPGA users to quickly implement and verify custom memory interface designs across various data rates and bus widths thus accelerating time-to- market.

The solutions, including device characterization, data capture circuitry, and memory controller, are all fully verified in hardware using memory devices from industry leaders such as Micron Technology.

Xilinx memory interface solutions are developed using production-qualified 90nm Spartan-3A and 65nm Virtex-5 FPGAs, supporting up to twice the bus-width of any other FPGA based solution shipping today. Low cost memory interfaces can be built rapidly with the I/O optimized Spartan-3A FPGA family while Virtex-5 FPGAs with built-in 75 ps calibration circuits, flexible I/Os to connect memory on any side of the FPGA, and innovative packaging to minimize crosstalk for reliable operation of wide memory interfaces offer the highest bandwidth.

Low Cost Spartan-3A FPGA Development Kit with out-of-the-box guarantee
The Spartan-3A FPGA development kit for DDR2 SDRAM interfaces allows designers to get a DDR2 SDRAM interface up and running right out-of-the box in less than an hour. The development kit includes all components needed to complete a low-cost design and more:

· Spartan-3A starter kit board with Spartan-3A (XC3S700A-FG484) FPGA and 32Mx16 DDR2 SDRAM device
· Pre-verified reference designs show 267 Mbps DDR2 SDRAM operation with lowest speed grade Spartan-3A FPGA (Spartan-3A FPGA family supports 333 Mbps today with 400Mbps characterization pending)
· Demonstration files using Xilinx ChipScope Pro in-circuit logic analyzer, enabling users to verify data transfer and control signals
· Popular parallel and serial interfaces and connectors
· Evaluation disk containing ISE design software and the ChipScope Pro analyzer
· USB FPGA download cable
· Quickstart guide in English, Japanese, Korean and traditional & simplified Chinese

High-performance Virtex-5 FPGA development board with multiple memory I/F support
The Virtex-5 FPGA based development platform (ML561) features multiple high-performance memory interfaces and hardware-verified reference designs with in-depth ChipScope Pro demonstration files to enable implementation and verification of the highest bandwidth memory I/Fs:

· 667 Mbps DDR2 SDRAM Registered DIMM with 144 bit I/F
· 400 Mbps DDR SDRAM
· 300 MHz QDR II SRAM 72 bit I/F
· 333 MHz RLDRAM II 36 bit I/F

Memory Interface Generator (MIG) for ultimate design flexibility and ease-of-use
The MIG is a free, user-friendly parameterizable software tool to create memory interface designs in unencrypted RTL for Xilinx FPGAs, DDR2/DDR SDRAM, QDR II SRAM, and RLDRAM II interfaces. MIG supports multiple memory architectures, device and package combinations that provide system designers with the flexibility to easily customize their own design. The MIG is integrated in the Xilinx CORE Generator software and provides RTL source and constraints files through a graphical interface for ultimate user flexibility. The designs are generated in a modular format to provide distinct physical layer, user interface and controller blocks providing users with simplified verification capabilities.

Xilinx