Bookmark and Share Printer-friendly version Email to a Friend

Cadence Litho-Aware DFM Tool Aims to Improve Yield

(Interviews, 14 Feb 2006 )
Ann Steffora Mutschler, Electronic News

Aiming to extend 193nm lithography to 45nm processes and beyond, San Jose-based EDA market leader Cadence Design Systems made strides in improving manufacturing yield with its Virtuoso Resolution Enhancement Technology (RET) suite of tools, meant to integrate lithography awareness directly into its Cadence Virtuoso custom design platform.

The Virtuoso RET Suite targets designs that aim for sub-90nm manufacturing technologies, making them less sensitive to critical yield-degrading lithography issues, which are de-sensitized to common lithography-process variations, Cadence explained.

Designers must consider RET because below 130nm, what is drawn is not what is printed on the mask due to a variety of lithography effects. This tool aims to make designs less sensitive to those lithography effects, explained David Thon, group director for nanometer analysis and verification at Cadence.

In addition, the further below the 130nm mark the design goes, the worse these effects become, and traditional batch optical proximity correction (OPC) tools cannot address the issues, he noted.

Therefore, Virtuoso RET is meant to allow designers to analyze and optimize designs for both performance and yield by examining precisely how target layout structures will appear in silicon by precisely modeling the distortions that are present in sub-wavelength lithography.

The tool also includes interactive model-based simulation of layout designs, batch and interactive lithography rule checking, lithography-yield analysis and optimization, and trial-based OPC capabilities utilizing critical lithographic parameters including illumination mode, exposure and focus.

To develop the Virtuoso RET suite, Cadence leveraged its developmental agreement with lithography tool provider ASML since accurately modeling of lithography effects require accurate lithography models, Thon reminded.

Finally, Elpida Memory Inc. said it has adopted the Virtuoso RET Suite for use on its advanced DRAM memory processes. Cadence said it is also working closely with well-known foundries and large IDMs.

 
Printer-friendly version Email to a Friend
Article Rating 
Average Rate: No rating yet
 
Poor Quite Good Good Very Good Excellent
 
 
Related Content 
 
 
ADVERTISEMENT
 
 
ON-DEMAND WEBCASTS

 
Highest Rated  
 
 
 
 
ADVERTISEMENT
 
 


TECHNOLOGY NEWS
 
 
 
PRODUCT NEWS
 
FEATURED SPONSORS
 
 
 
DESIGN CENTERS
 
ADVERTISEMENT
 
     
CURRENT ISSUE
 
COVER STORY:

Analog design in the 21st century: challenges, tools, and IC advances

We are now more than a decade into the 21st century, and on an ever-accelerating fast track to technological innovation in electronics. The transistor and progression into the IC, or microchip, lit the fuse leading to the explosion of innovations in electronics that is now taking place. Since the wi ...
HIGHLIGHTS:
SPECIAL REPORT
DESIGN FEATURES
 
PULSE
 
 
 
 


 


RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
What type of environmental regulation do you think will be most beneficial for the tech industry?
Proper recycling and disposal
Push for power efficiency and energy conservation
Chemical/lead regulation
View results

 
 
 
 
 
 
Power Technology E-newsletter 
Power.org Releases Power Architecture 32-bit Application Binary Interface Supplement
EDNA, May 11
POL Regulators Designed for Energy-efficient Computing
EDNA, March 11
Fairchild Revolutionizes Power Savings
EDNA, January 11
Lattice Transforms Board Power and Digital Management
EDNA, November 10
 
Analog E-newsletter 
12V Dual-channel Synchronous Buck Converter Features Integrated FETs
EDNA, February 10
Power MOSFETs features reduced top-side thermal impedanc
EDNA, January 10
 

 
KNOWLEDGE CENTER
 
Texas Instruments: DaVinci™ Technology
 
Texas Instruments: Safe Bet Series
 
 
INDUSTRY LINKS
 
Photonics Association (Singapore)
Singapore Industrial Automation Association (SIAA)
Taiwan Semiconductor Industry Association (TSIA)
 
 
 
 
OUR SPONSORS
 







Keithley Instruments
With more than 60 years of measurement expertise, Keithley Instruments has become a world leader in advanced electrical test instruments and systems from DC to RF (radio frequency). Our products solve emerging measurement needs in production testing, process monitoring, product development, and research...
 
 
 
     
 

EDN India | EDN Taiwan | EDN Korea | EDN Japan | EDN China | EDN | EDN Europe

 
ABOUT EDN Asia | | CONTACT US
   
© 2012 EDN Asia All rights reserved.