Free Print Subscription Printer-friendly version Email to a Friend

Software Radio Transceiver Packs FPGA Processing Power

(Product News, 19 Jan 2005 )

Pentek Inc. released a complete software radio transceiver module suitable for connection to IF or RF ports of a communication system. The Model 7140 PMC module combines both transmit and receive capabilities with Virtex II-Pro field-programmable gate array (FPGA)and supports the emerging VITA 42 XMC standard with optional switched-fabric interfaces for I/O. This module is also available in a variety of form factors including PCI, 3U and 6U cPCI and a PMC conduction-cooled version.

The front end of the module accepts two +4dBm full-scale analog RF inputs and transformer-couples them into 14-bit A/D converters running at 80 or 105MHz. The digitized output signals pass to a Virtex-II Pro FPGA for signal processing or routing to other module resources. These resources include a quad digital downconverter, a digital upconverter with dual D/A converters, 512MB DDR SDRAM delay memory and the PCI bus. The FPGA also serves as a control and status engine with data and programming interfaces to each of the on-board resources. Factory-installed FPGA functions include data multiplexing, channel selection, data packing, gating, triggering and SDRAM memory control.

Digital Up/Down Converters includes a Texas Instruments' (TI) Graychip GC4016 quad digital downconverter along with a TI DAC5686 digital upconverter with dual D/A converters. Each channel in the downconverter can be set with an independent tuning frequency and bandwidth. Channels may also be combined to increase bandwidth up to 10 MHz. The upconverter translates a real or complex baseband signal to any IF center frequency from DC to 160 MHz and can deliver real or complex (I+Q) analog outputs through its two 16-bit D/A converters. The digital upconverter can be bypassed for two interpolated D/A outputs with sampling rates to 500 MHz. A clock/sync bus allows synchronization of local oscillator phase, frequency switching, decimating filter phase and data collection among multiple Model 7140s.

The GateFlow FPGA Design Kit provides designers with all VHSIC Hardware Description Language (VHDL) source code and device configuration for the basic factory-installed functions to facilitate the addition of custom algorithms. Pentek's ReadyFlow Board Support Libraries of C-callable device functions for the processor platform are supplied with all I/O modules.

Pentek : www.pentek.com,

 
Free Print Subscription Printer-friendly version Email to a Friend
Article Rating 
Average Rate: No rating yet
 
Poor Quite Good Good Very Good Excellent
 
 
Related Content 
 
 
WEBCASTS
 
KNOWLEDGE CENTER
Panasonic Key Devices Guide 2008:
 
Fairchild Semiconductor :
 
 
Highest Rated  
 
Feedback Loop  
 
 
 
ADVERTISEMENT
Press Release 
 
TECHNOLOGY NEWS
 
RESOURCE CENTER


 
 
PRODUCT NEWS
 
FEATURED SPONSORS


 
 
 
DESIGN CENTERS
 
ADVERTISEMENT
     
Reference Designs 
   
     
 
 
 

 
 
RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
What type of environmental regulation do you think will be most beneficial for the tech industry?
Proper recycling and disposal
Push for power efficiency and energy conservation
Chemical/lead regulation
View results
 
Outlook and Trends 2008


 

Reed Electronics Group | Reed Business Information Asia |
EDN India | EDN Taiwan | EDN Korea | EDN Japan | EDN China | EDN | EDN Europe
ECN Asia | ECN Taiwan | ECN Korea | ECN China | EB Asia | WDDA | WDDA Taiwan | WDDA China

 
ABOUT EDN Asia | FREE SUBSCRIPTION | CONTACT US
   
© 2008 Reed Business Information, a division of Reed Elsevier Inc.
All rights reserved. Use of this web site is subject to its Terms and Conditions of Use. View our Privacy Policy.