Free Print Subscription Printer-friendly version Email to a Friend

Cadence Extends Verification Resources With New Plan-to-closure Methodology Qualified Program

(Interviews, 15 May 2007 )

Cadence Design Systems Inc. announced 22 newly certified Incisive Plan-to-Closure Methodology Verification Alliance Partners. The Plan-to-Closure Methodology-certified partners extend verification resources and expertise for design teams facing verification-resource limitations. Partners are trained and qualified in "high-demand" areas such as SystemVerilog, transaction-level verification, assertion and coverage-driven verification, and system-level verification.

In order to be certified, new members are required to attend Plan-to-Closure Methodology-based training and encouraged to get focused training in one of the four areas including: planning and management, assertions and formal, universal verification reuse, or full-system-level verification. Once members attend the course, they are signed off by a technical sponsor and gain Plan-to-Closure-Methodology certification.

"YOGITECH has been delivering quality verification IP for some time and we trust the Plan-to-Closure Methodology to address IP-integration challenges by helping us deliver high-quality verification IP," said Silvano Motto, CEO, Yogitech. "As an initial Plan-to-Closure-qualified member we look forward to continued improvement in our development process as we develop universal verification components in SystemVerilog and e."

"There's now broad acceptance that one of the keys to addressing verification complexity is a well engineered and executed methodology," said Rob Hurley, CEO, Doulos. "High-capability training that addresses both methodology and language is vital to effective execution. Our commitment to this program will enable customers implementing Plan-to-Closure-based environments get best-fit training."

Members are also encouraged to spend scheduled time contributing and participating in the Plan-to-Closure-Methodology Web community by sharing examples and experiences around verification-IP development and protocol expertise. This Web- based knowledge system allows for partners and users to seek advice, share ideas, and gain access to additional methodology resources to help automate IP adoption and facilitate reuse within system-level project development.

"XtremeEDA's broad experience implementing verification-methodology programs for leading customers made us qualified Plan-to-Closure-Methodology partners," said Claude Cloutier, CEO, XtremeEDA. "We found the approach to be extremely thorough with the ability to add much higher levels of predictability and scalability to plan, measure and react accordingly at the project level."

"Many organizations realize that they are up against serious verification-resource limitations, and need proven step-by-step options for designers," said Steve Glaser, corporate vice president, Marketing, Verification Division at Cadence. "These newly certified partners will add to the Plan-to-Closure-Methodology community, and make adoption and deployment of best practices simpler and much more readily available for our worldwide customers."

Click here for more information on the Plan-to-Closure Methodology-Qualified Verification Alliance program

 
Free Print Subscription Printer-friendly version Email to a Friend
Article Rating 
Average Rate: No rating yet
 
Poor Quite Good Good Very Good Excellent
 
 
Related Content 
 
WEBCASTS
 
KNOWLEDGE CENTER
Fairchild Semiconductor :
 
 
Highest Rated  
Feedback Loop  
ADS BY GOOGLE 
 
 
 
ADVERTISEMENT
Press Release 
 
TECHNOLOGY NEWS
 
RESOURCE CENTER
 
 
PRODUCT NEWS
 
FEATURED SPONSORS


 
 
 
DESIGN CENTERS
 
ADVERTISEMENT
     
Reference Designs 
   
     
 
 
 

 
 
RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
How do you expect your company to perform this year?
Worse than last year
Same as last year
Better than last year
View results
 
Outlook and Trends 2008


     
     
Power Technology E-newsletter 
Dual-input, Single-output Power Supply Selector Switch Reduces System Size while Improving Integrity EDNA, February 08
Analog Devices completes sale of CPU voltage and PC thermal monitoring business to ON SemiconductorEDNA, January 08
Fairchild’s Green FPS Power Switches Increase Efficiency, Reduce EMI in Power Supply Designs EDNA, December 07
 
Test and Measurement E-newsletter 
Agilent Technologies and Anite Announce Strategic Partnership to Deliver 3GPP LTE Test Solutions for Wireless R&D EDNA, November 07
WiMAX Technology Leaders Aeroflex and Sequans Partner to Speed Product Development and Deployment of WiMAX Test EDNA, October 07
Tektronix’ IMS Solution Proves Successful in Industry Forum Tests EDNA, September 07
 
     
     
 
KNOWLEDGE CENTER
 
Fairchild Semiconductor :
 
Texas Instruments: DaVinci™ Technology
 
Texas Instruments: Safe Bet Series
 
INDUSTRY LINKS
 
Photonics Association (Singapore)
Singapore Industrial Automation Association (SIAA)
Taiwan Semiconductor Industry Association (TSIA)
 
 
 
OUR SPONSORS
 









Texas Instruments: New Technical Video360 Podcast Demonstrates Advantages of DaVinci™ Techonology

 

 
 
ADS BY GOOGLE