Free Print Subscription Printer-friendly version Email to a Friend

AXIOM Design Automation Enhances MPSim Verification Solution to Support Interoperability With Magma's IC Implementation Software Through the Unified Power Format

(Interviews, 05 Jun 2007 )

AXIOM Design Automation has endorsed the Unified Power Format for power-aware designs and fully supports it in its MPSim Verification Solution. UPF provides a single low-power description that can be used in the design and verification process and fosters tool interoperability. Without the single low-power description, each step of the design process would need to rely on the error-prone and cumbersome process of translating multiple formats and proprietary commands where the power intent could easily deviate from each other. Now design engineers using Magma's IC implementation system and the verification engineer using the MPSim verification environment can use the same low-power description.

"UPF is Accellera's answer to designers' need for a fast, open and inclusive low-power design standard. We are very happy to see it gather such strong momentum within a short amount of time and are pleased to see it supported by leading verification vendors. AXIOM provides one of the most feature-rich verification implementations for this standard," said Yatin Trivedi, director of Magma's Industry Partnership Program.

"We are pleased to be working with Magma to offer mutual customers a complete low- power design flow based on Magma's best-in-class Talus IC implementation and Axiom's MPSim verification environment," says Badru Agarwala, President and CEO of Axiom. "With native implementation of UPF within MPSim, we believe that we can provide a much more robust verification and debug environment for tracking down low-power management and control issues."

The MPSim solution provides full support of the UPF format including power-off corruption, setting isolation signals, specifying retention capabilities for state-machines as well as enhanced capabilities within its suite of debug tools and coverage of the power control mechanisms specified in the design, as well as the UPF file.

Click here for more information

 
Free Print Subscription Printer-friendly version Email to a Friend
Article Rating 
Average Rate: No rating yet
 
Poor Quite Good Good Very Good Excellent
 
 
Related Content 
 
 
WEBCASTS
 
KNOWLEDGE CENTER
Panasonic Key Devices Guide 2008:
 
Fairchild Semiconductor :
 
 
Highest Rated  
 
Feedback Loop  
 
 
 
ADVERTISEMENT
Press Release 
 
TECHNOLOGY NEWS
 
RESOURCE CENTER


 
 
PRODUCT NEWS
 
FEATURED SPONSORS


 
 
 
DESIGN CENTERS
 
ADVERTISEMENT
     
Reference Designs 
   
     
 
 
 

 
 
RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
What type of environmental regulation do you think will be most beneficial for the tech industry?
Proper recycling and disposal
Push for power efficiency and energy conservation
Chemical/lead regulation
View results
 
Outlook and Trends 2008


 

Reed Electronics Group | Reed Business Information Asia |
EDN India | EDN Taiwan | EDN Korea | EDN Japan | EDN China | EDN | EDN Europe
ECN Asia | ECN Taiwan | ECN Korea | ECN China | EB Asia | WDDA | WDDA Taiwan | WDDA China

 
ABOUT EDN Asia | FREE SUBSCRIPTION | CONTACT US
   
© 2008 Reed Business Information, a division of Reed Elsevier Inc.
All rights reserved. Use of this web site is subject to its Terms and Conditions of Use. View our Privacy Policy.