Free Print Subscription Printer-friendly version Email to a Friend

Georgia Tech studies off-chip-interconnect issues

( 01 Jul 2008 )
By Ron Wilson, Executive Editor, EDN

As chips get faster, off-chip interconnect increasingly looks like a bottleneck to high-frequency signals. This scenario occurs when the signals must traverse not only relatively long distances across a board, but also short hops from the package leads to the board traces. A pair of studies at the Georgia Institute of Technology School of Chemical and Biomolecular Engineering is exploring these challenges.

In the first study, researchers attempted to fabricate an all-copper structure to bond package-lead frames to PCBs (printed-circuit boards), reasoning that such connections should be lower in series resistance than the traditional flow-soldered-bump technology. The team electroplated copper bumps onto both the package pads and the PCB pads. Then, placing the package on the board and aligning the bumps, they immersed the assembly in an aqueous-copper solution, allowing a thin pillar of metallic copper to grow between the bumps.

The result is too thin to be structurally adequate in that state, so the team then annealed the assembly at 180ーC for one hour溶ot necessarily the most welcome step for process engineers but enough to strengthen the copper pillars. The result is a strong, low-resistance connection.

For board-crossing, the second study experimented with forming conductors with buried air gaps beneath them to reduce parasitic capacitance. The process involves plating copper traces onto an epoxy-fiberglass board and then coating the traces with a layer of sacrificial polymer. A layer of a different polymer then builds up around the traces. A titanium barrier and a top copper layer go over the original traces on top of the sacrificial polymer. The scientists then cook away this sacrificial polymer at 180ーC. The result is a multilayer connection of copper, air gap, titanium, and copper.

The team has demonstrated formation of this structure and is working on a version that would in effect form a coaxial cable.

Georgia Institute of Technology, www.gatech.edu



Caption

Two copper pillars bond together using a novel fabrication technique. Placing these all-copper connections between computer chips and external circuitry will lead to increased computing speeds (courtesy Tyler Osborn).


 
Free Print Subscription Printer-friendly version Email to a Friend
Article Rating 
Average Rate: No rating yet
 
Poor Quite Good Good Very Good Excellent
 
 
Related Content 
 
MCU/MPU Finder Powered by RENESAS
 
WEBCASTS
 
KNOWLEDGE CENTER
Panasonic Key Devices Guide 2008:
 
Fairchild Semiconductor :
 
 
Highest Rated  
 
Feedback Loop  
 
ADS BY GOOGLE 
 
 
 
ADVERTISEMENT
Press Release 
 
TECHNOLOGY NEWS
 
RESOURCE CENTER


 
 
PRODUCT NEWS
 
FEATURED SPONSORS


 
 
 
DESIGN CENTERS
 
ADVERTISEMENT
     
Reference Designs 
   
     
 
 
 

 
 
RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
How do you expect your company to perform this year?
Worse than last year
Same as last year
Better than last year
View results
 
Outlook and Trends 2008