Bookmark and Share Printer-friendly version Email to a Friend

IMEC Reports New Promising Method to Fabricate Ultra-thin Silicon Solar Cells

(Top News, 04 Aug 2008 )

IMEC is developing a new method to produce ~50µm thin crystalline silicon wafers for use in solar cells. The process involves mechanically initiating and propagating a crack parallel to the surface of a Si wafer. In this way, Si foils with an area of 25cm˛ and a thickness of 30-50µm have already been produced. The method makes use of industrially available tools (screen printer, belt furnace) and is potentially kerf-loss free.

Adding an ultra-thin wafer or foil of active silicon on top of a low-cost substrate is a promising solution to reduce the amount of high-grade silicon used in solar cells. IMEC is pursuing different paths to produce such foils of crystalline Si at an acceptable cost. One of the promising methods is a lift-off process that only requires the use of a screen printer and a belt furnace; no ion-implanted or porous layer is needed.

A metallic layer is screenprinted on top of a thick crystalline Si wafer, which is then annealed in a belt furnace at a high temperature. When the wafer cools, the mismatch of the thermal expansion coefficient between the metal and the silicon induces a stress field in the substrate.

The stress field grows, initiating and propagating a crack in the silicon, close to and parallel with the surface. Next, the top layer of the silicon and the attached metal layer snap off from the parent substrate. The metal layer is removed from the silicon foil in a metal-etching solution, resulting in a clean and stress-free ultra-thin silicon foil. The substrate can be re-used to peel off further layers.

The process was demonstrated on both single- and multi-crystalline silicon, as well as on Cz (Czochralski or a method of crystal growth used to obtain single crystals of semiconductors) material with different orientations. IMEC already produced foils with an area of 25cm2 and a thickness of 30-50µm.

One of the resulting thin Cz foils was further processed into a solar cell using a heterojunction emitter process. The 1cm˛ cell reached an efficiency of 10.0%, without back-surface passivation or intentional surface texturing. These preliminary results indicate that the quality of the material is largely preserved during the lift-off process, in spite of the large stresses involved. IMEC expects to reach much higher efficiencies with added surface passivation and texturing.

IMEC

 
Printer-friendly version Email to a Friend
Article Rating 
Average Rate: No rating yet
 
Poor Quite Good Good Very Good Excellent
 
 
Related Content 
 
 
ADVERTISEMENT
 
 
ON-DEMAND WEBCASTS

 
Highest Rated  
 
 
 
 
ADVERTISEMENT
 
 


TECHNOLOGY NEWS
 
 
 
PRODUCT NEWS
 
FEATURED SPONSORS
 
 
 
DESIGN CENTERS
 
ADVERTISEMENT
 
     
CURRENT ISSUE
 
COVER STORY:

Analog design in the 21st century: challenges, tools, and IC advances

We are now more than a decade into the 21st century, and on an ever-accelerating fast track to technological innovation in electronics. The transistor and progression into the IC, or microchip, lit the fuse leading to the explosion of innovations in electronics that is now taking place. Since the wi ...
HIGHLIGHTS:
SPECIAL REPORT
DESIGN FEATURES
 
PULSE
 
 
 
 


 


RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
What type of environmental regulation do you think will be most beneficial for the tech industry?
Proper recycling and disposal
Push for power efficiency and energy conservation
Chemical/lead regulation
View results

 
 
 
 
 
 
Power Technology E-newsletter 
Power.org Releases Power Architecture 32-bit Application Binary Interface Supplement
EDNA, May 11
POL Regulators Designed for Energy-efficient Computing
EDNA, March 11
Fairchild Revolutionizes Power Savings
EDNA, January 11
Lattice Transforms Board Power and Digital Management
EDNA, November 10
 
Analog E-newsletter 
12V Dual-channel Synchronous Buck Converter Features Integrated FETs
EDNA, February 10
Power MOSFETs features reduced top-side thermal impedanc
EDNA, January 10
 

 
KNOWLEDGE CENTER
 
Texas Instruments: DaVinci™ Technology
 
Texas Instruments: Safe Bet Series
 
 
INDUSTRY LINKS
 
Photonics Association (Singapore)
Singapore Industrial Automation Association (SIAA)
Taiwan Semiconductor Industry Association (TSIA)
 
 
 
 
OUR SPONSORS
 







Keithley Instruments
With more than 60 years of measurement expertise, Keithley Instruments has become a world leader in advanced electrical test instruments and systems from DC to RF (radio frequency). Our products solve emerging measurement needs in production testing, process monitoring, product development, and research...
 
 
 
     
 

EDN India | EDN Taiwan | EDN Korea | EDN Japan | EDN China | EDN | EDN Europe

 
ABOUT EDN Asia | | CONTACT US
   
© 2012 EDN Asia All rights reserved.