Cadence Design Systems has announced that the newest version of the Cadence Virtuoso custom design platform has been deployed by Matsushita Electric Industrial Co., Ltd., best known for its Panasonic brand, for analog and mixed-signal advanced-node designs of Semiconductor Company of Matsushita Electric Industrial Co., Ltd. (hereinafter called "Matsushita"). Matsushita successfully used the Virtuoso IC 6.1 to design and verify its most complex and advanced node custom designs, aiming for design time reduction.
Cadence collaborated with Matsushita to help ensure the latest version of the platform met the needs for designers performing analog/mixed-signal (AMS) design and verification for today's complex chips. Cadence technologies are used by Matsushita to design blocks for larger AMS designs, including using design constraints to ensure that the design intent is maintained throughout the development process. The Virtuoso Analog Design Environment and the Virtuoso Layout Suite XL have been used by Matsushita to boost productivity. The company also has deployed Virtuoso Layout Migrate for IP reuse and migration.
Cadence has been working with Matsushita from the conceptual phase of Virtuoso IC 6.1. The technology provides an exceptionally fast and silicon-accurate way to design custom analog, RF, and mixed-signal ICs. Building on the Virtuoso technology's longstanding industry leadership, the latest version features an integrated design environment, modern capabilities for constraint management, and new technologies for verification and layout.
The platform delivers integrated products on a common database to address complex design requirements across process nodes. Automated constraint management helps maintain design intent within the flow and across globally distributed design chains, and high-speed, comprehensive simulation engines enable constraint refinement. The platform's layout techniques and DFM technologies combine to deliver the best, most differentiated custom silicon possible.
With the latest version of the Virtuoso platform, customers may improve productivity with an accelerated overall IC design flow; increase design accuracy with minimized re-spins; and deliver differentiated, high-quality, custom silicon which meets demanding time-to-market schedules.
Cadence
