Cadence Design Systems Inc. has unveiled a breakthrough solution that provides design and implementation engineers with superior visibility and predictability of chip performance, area, power consumption, cost, and time to market across the full range of design activities, including system-level design and IP selection through final implementation and signoff. This unique and automated approach to semiconductor design has been achieved through the integration of Cadence InCyte Chip Estimator and the Cadence Encounter Digital Implementation (EDI) System technologies. The combination of these technologies increases the predictability of key metrics from design specification through final implementation while reducing overall IC project risk.
“As development costs of complex SoCs continue to skyrocket, manufacturers in all sectors are looking for increased visibility into their design processes,” said Richard Wawrzyniak, senior ASIC/SoC analyst at Semico Research Corp. “By integrating capabilities from these two products, Cadence addresses a growing industry need by offering a solution that provides a unique and timely window into the development of a SoC.”
Decisions made during the architectural planning stages of the design cycle largely determine the chip’s resulting size, power consumption, performance, and cost. During these early stages design teams can realize the biggest benefits by considering and quantifying a variety of architectural and IP options prior to final design, implementation and signoff. Traditionally, however, semiconductor designers have been forced to use a manual or disconnected approach to make estimations and architectural choices without the benefit of flexibility, automation, accurate analysis, or tight links to implementation tools. This new Cadence solution eliminates guesswork and provides a new data-driven and holistic approach to the optimization of IP selection and integration through architecture, design, implementation and signoff.
Using the new Cadence solution, designers can quickly and accurately estimate die size, power and cost, including real-time IP and manufacturing process what-if analysis to ease IP selection and determine design architecture and feasibility. The solution leverages the vast ecosystem of IP at the ChipEstimate.com portal where over 200 IP suppliers and foundries contribute data to enable this accurate what-if analysis capability. Once system-level trade-offs and architecture are complete, designers can dynamically progress to the final implementation phase, leveraging estimates as a seed and driving to faster convergence. Cadence’s EDI System completes the implementation and signoff of the design while monitoring and tracking aspects of block and full-chip progress, and also providing in-situ updates to actual die-size, power consumption, performance and cost with full transparency to all stakeholders. As optimizations in EDI System improve yield, size or power, users can immediately quantify those benefits in terms of the fully packaged chip cost.
“This new solution offers a unique new advantage to semiconductor design teams where all parties involved from system-level architects to chip implementation engineers can now make more informed and precise tradeoffs, including technical and economic metrics,” said Charlie Huang, Senior Vice President and Chief Strategy Officer at Cadence. “It breaks down the barriers between both domains for a more transparent and predictive semiconductor development process. This cost-aware design philosophy is a new paradigm for design teams and addresses the critical market need of cost and risk reduction in IC designs.”
RELATED ARTICLES
Cadence Introduces Innovative FPGA-PCB Co-Design Solution
Cadence SVP to Present at 1st ASQED Conference
Rethinking chip design methodologies for efficient power management
Simulator for challenging circuit simulation tasks
Cadence Design
