Free Print Subscription Printer-friendly version Email to a Friend

Rambus Demos Power Efficiency of 7.2Gbps XDR Memory System

(Technology News, 25 Jun 2009 )

Rambus Inc. has showcased a silicon demonstration of a complete XDR memory system running at data rates up to 7.2Gbps with superior power efficiency. This silicon demonstration consists of Elpida’s recently-announced 1Gb XDR DRAM device and an XIO memory controller transmitting realistic data patterns. The XIO memory controller is up to 3.5 times more power efficient than a GDDR5 controller, and the total memory system can provide up to two times more bandwidth than GDDR5 at equivalent power. In addition, the XIO memory controller demonstrated bi-modal operation with support for both XDR DRAM as well as next-generation XDR2 DRAM.

This silicon demonstration, shown at Denali MemCon 2009 in San Jose, California, is the first implementation supporting the XDR memory architecture roadmap incorporating innovations developed as part of Rambus’ Terabyte Bandwidth Initiative. Implemented in the bi-modal XIO memory controller for XDR2 operation, these innovations include:

• Fully Differential Memory Architecture (FDMA) – enhances signal integrity and increases performance through point-to-point differential signaling of clock, data, and command/address (C/A), an industry first;
• FlexLink C/A – reduces pin count and increases scalability; and,
• Enhanced FlexPhase – enables the world’s highest memory signaling rates while simplifying routing and board design.

In addition, the XDR2 memory architecture includes:
• Micro-threading of the DRAM core – introduced by Rambus in early 2005, increases data transfer efficiency and reduces power consumption; and
• 16X Data Rate – allows for extremely high data rates with the use of a relatively low-speed system clock.

Built on these innovations, an XDR2 memory system can provide memory bandwidths of over 500GBps to an SoC. A single 4B-wide, 9.6Gbps XDR2 DRAM device can deliver up to 38.4GBps of peak bandwidth, and the XDR2 architecture supports a roadmap to device bandwidths of over 50GBps.

Rambus


RELATED ARTICLES
Rambus Memory Innovations can Push DDR3 Data Rate Limits to 3.2Gbps

Rambus DDR3 Interface Solution Selected by Panasonic

Qimonda Starts Volume Production of Rambus XDR DRAM for PLAYSTATION3 Computer Entertainment System

Rambus Signs MOU with Spansion

 
Free Print Subscription Printer-friendly version Email to a Friend
Article Rating 
Average Rate:
 
Poor Quite Good Good Very Good Excellent
 
 
Related Content 
 
 
WEBCASTS
Sponsored by:
RENESAS TECHNOLOGY
SINGAPORE PTE. LTD.


Sponsored by:
Keithley Instruments Inc.



 
RESOURCE CENTER
 
Highest Rated  
 
 
 
ADVERTISEMENT
 
 


 
 
 


RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
What type of environmental regulation do you think will be most beneficial for the tech industry?
Proper recycling and disposal
Push for power efficiency and energy conservation
Chemical/lead regulation
View results

 
 
 

 



Canon Communications Asia
EDN India | EDN Taiwan | EDN Korea | EDN Japan | EDN China | EDN

 
ABOUT EDN Asia | FREE SUBSCRIPTION | CONTACT US
   
© 2010 Canon Communications
All rights reserved. Use of this web site is subject to its Terms and Conditions of Use. View our Privacy Policy.