Cadence Design Systems Inc. has developed the Open Verification Methodology (OVM)-based verification IP (VIP) to assist developers working with the emerging PCI Express Base Specification 3.0 (PCIe 3.0) interconnect protocol, which is currently under development within the PCI-SIG at a preliminary revision 0.5. The new Cadence Incisive VIP features the Cadence Compliance Management System, a metric-driven verification solution that uniquely automates protocol compliance verification and can help early PCIe 3.0 adopters meet quality and time-to-market goals.
"The PCI-SIG PCIe 3.0 specification doubles the interconnect performance bandwidth of the ubiquitous and general-purpose PCI Express I/O standard," said Al Yanes, PCI-SIG President and Chairman. "Cadence's continued support will expedite the industry adoption of this new technology."
"The delivery of this new verification IP underscores Cadence's commitment to providing valuable verification assistance to developers working with emerging protocols," said Michal Siwinski, group director of Front End Marketing at Cadence. "As one of the most advanced offerings in our VIP catalog, the PCIe 3.0 module provides advanced verification technology for developers working with the latest protocols, shortening development time, increasing team productivity, and reducing overall project costs."
Cadence
RELATED ARTICLES
Early Power Analysis at Advanced Nodes
CAD Tool Interface Allows Altium Designer, OrCAD Users Specify Components from within Design Environment
Online Tools Home in on Analog Design
Integrated Chip Planning and Implementation Solution Improves Predictability, Reduces Risk of IC Designs
Cadence Introduces Innovative FPGA-PCB Co-Design Solution
Rethinking Chip Design Methodologies for Efficient Power Management
Simulator for Challenging Circuit Simulation Tasks
