Cadence Design Systems Inc. has announced the latest release of its Cadence Allegro and OrCAD printed circuit board (PCB) software, with new features and functionality designed to boost productivity and performance for PCB engineers. The Allegro and OrCAD PCB Design Release 16.3 brings PCB engineers significant new benefits, including the ability to miniaturize the footprint of their end product and reduce the number of physical prototype iterations, making the design cycle more predictable.
This release addresses increased functional and interconnect density through improvements for rigid-flex routing, extended high-density interconnect (HDI) rules, 3D viewing of PCBs and asymmetrical clearance for RF circuits. Extended micro via stacking rules allow users to create the most difficult HDI designs, and multi-line curved bus routing that hugs the flex outline accelerates the creation of rigid-flex designs. Additionally, an integrated 3D PCB viewer gives designers visibility into components and HDI micro via breakouts, thus eliminating unnecessary iterations with mechanical design teams. The Allegro PCB RF Option also helps engineers speed the time to create accurate RF circuits through the use of asymmetrical clearances for one or more RF elements.
The new Allegro and OrCAD release uses a multi-phase pre-release approach to help ensure that content and quality meet customers needs. More than 20 customers from North America, Europe, Asia and Japan participated in the multi-phase beta program. Customers and Cadence partners that participated in the beta program include NVIDIA, Emerson, Kaleidescape, Freedom CAD, Nordcad, FlowCAD, Graser and Tektronix.
Also featured in the 16.3 release are a number of significant productivity and usability improvements to the OrCAD family of products. OrCAD Capture CIS, for instance, now offers autowire capability to quickly add connections, as well as new 3D footprint viewing. OrCAD PCB Editor provides 3D viewing and “flip-board” design/editing and jumper support for single-sided PCB designs. OrCAD Signal Explorer has a revamped user interface, with drag-and-drop and copy-and-paste functionality, context-sensitive RMB functions and native IBIS model support.
Usability improvements are another focus of the latest Allegro PCB Signal and Power Integrity software, which offers a new user interface and adds stack-up-aware capabilities to the pre-route analysis environment. Buffer modeling standards are embraced through native IBIS and SPICE support, including Cadence Virtuoso Spectre Circuit Simulator models. Another improvement that boosts design cycle management is the ability to quickly scan a PCB with dozens of multi-gigabit signals and quickly determine where detailed analysis should be applied as signals are ranked according to their signal-to-noise ratio.
Other key issues addressed are associated with part data management. Integrated ECAD, MCAD part creation, generation and distribution reduce unnecessary physical prototype iterations. The new part introduction capability extends management, notification of pre-release and temporary parts to shrink the design cycle. In addition, engineers can implement part updates automatically based on approved, recommended replacements, ensuring quality of results through obsolete part tracking.
The Allegro and OrCAD PCB Design Release 16.3 will be available for download by customers in early December 2009.
Cadence
RELATED ARTICLES
SMIC Adopts Cadence DFM Solutions for 65nm, 45nm IP/Library Development, Full Chip Production
STARC and Cadence Collaborate to Develop Next-gen Analog/mixed-signal Reference Flow
Cadence Launches the EDA Industry's First Verification Solution for PCI Express 3.0
Early Power Analysis at Advanced Nodes
CAD Tool Interface Allows Altium Designer, OrCAD Users Specify Components from within Design Environment
Online Tools Home in on Analog Design
Integrated Chip Planning and Implementation Solution Improves Predictability, Reduces Risk of IC Designs
Cadence Introduces Innovative FPGA-PCB Co-Design Solution
Rethinking Chip Design Methodologies for Efficient Power Management
Simulator for Challenging Circuit Simulation Tasks
