Synopsys Inc. has launched PrimeTime 2009.12, which delivers up to 2x speed up of timing signoff through the addition of threaded multicore processing. With this latest addition, Synopsys' PrimeTime tool provides a new level of flexibility—enabling design teams to achieve optimal runtime performance across their heterogeneous multicore compute environments by utilizing distributed and threaded multicore processing in tandem.
"At Synopsys we recognize that IC designers are being asked to develop bigger, more complex chips on the same schedules as previous generations, putting more pressure on timing signoff turnaround time," said Ahsan Bootehsaz, Vice President of Engineering for design analysis and signoff at Synopsys. "IC designers are working with diverse compute environments that are comprised of multiple classes of multicore compute servers. PrimeTime 2009.12 completes our vision of delivering a comprehensive solution that enables a broad set of designers to take full advantage of multicore performance."
Synopsys' gold standard PrimeTime static timing and signal integrity (SI) analysis tool, a key signoff component of the Galaxy Implementation Platform, includes three key technologies that collectively make it one of the most flexible and comprehensive multicore static timing solutions today. First, PrimeTime's threaded multicore capability boosts runtime efficiency on a multicore compute server, delivering up to a 2x speed up utilizing just four cores. Second, PrimeTime' distributed multicore capability can divide very large designs across a compute farm enabling the use of more readily available smaller compute servers. Synopsys' engineers have solved the challenge of handling the large highly-coupled parasitic netlists used in SI analysis with minimum overhead and partition-to-partition communication while maintaining golden accuracy and runtime performance. And third, PrimeTime pioneered distributed multi-scenario analysis (DMSA), which allows designers to perform timing analysis and ECO fixing simultaneously across multiple scenarios on multiple compute servers, thereby significantly reducing design iterations and overall turnaround time.
Synopsys
RELATED ARTICLES
Tensilica Delivers Design Flow Support for Synopsys' Galaxy Implementation Platform Technologies
Tensilica Delivers Design Flow Support for Synopsys' Galaxy Implementation Platform Technologies
Synopsys TetraMAX ATPG Cuts Test Development Schedule at Arrow Electronics
Synopsys TetraMAX ATPG Cuts Test Development Schedule at Arrow Electronics
