Mentor Graphics Corp. and STMicroelectronics (ST) have announced a broad-scoped collaboration to develop advanced design solutions at the 32nm technology node and down to 20nm node. The three-year joint-development project, named DeCADE, seeks to build on advanced design solutions for SoC (system-on-chip) development for digital and analog design, including system-level approaches, design methodologies, place and route strategies, optical correction for advanced manufacturing, modeling, electrical characterization and parasitic extraction. ST will significantly contribute to the development of these new SoC design tools, which will give ST a head start in its ability to deliver customer-focused semiconductor chips and platforms.
DeCADE will provide design solutions for core CMOS technologies as well as for value-added and application-specific derivative technologies that are developed from the core CMOS process. These projects can make a fundamental difference in chip capability and, performance, as well as in system-solution cost; among the value-added derivative technologies being considered by the DeCADE projects include RF (Radio Frequency) and wireless technologies, as well as 3D packaging and chip stacking technologies.
“This joint development effort will provide ST with tools to develop state-of-the-art Systems-on-Chips (SoCs) at 32nm and below for ST's customers, taking full advantage of the strong Silicon Process, Device Modeling and Design know-how present on the Crolles Site,” said Philippe Magarshack, STMicroelectronics General Manager of Central CAD & Design Solutions. “This ST-Mentor Graphics joint effort further reinforces the Crolles cooperative R&D cluster, which already gathers partners that develop and enable low-power SoCs and value-added application-specific technologies and is a great example of a project developed within the framework of the Nano2012 program.”
“As a leading provider of semiconductor based solutions, ST is an excellent partner with whom to explore and develop the design methodologies that the market will need over the next decade,” said Gregory K. Hinckley, President, Mentor Graphics. “We look forward to this collaboration as a further extension of Mentor Graphics efforts with our long term customer ST.”
Nano2012 is a strategic R&D program, led by ST, which gathers research institutes and industrial partners and is supported by French national, regional and local authorities. The program aims to create one of the world's most advanced R&D clusters for the development of new generations of semiconductor technology platforms at the nano-electronic level, where the dimensions of the structures used to build the silicon chips are in the order of tens of nanometers (billionths of a meter).
Mentor Graphics
STMicroelectronics
RELATED ARTICLES
STMicroelectronics Embedded MPUs Power snom's IP Phones
STMicroelectronics Unveils Packaging Innovation for RF Power Devices
Designing Touch Writing Pads
STMicroelectronics 32-bit MCUs Give Cost-sensitive Applications Greater Choice
RV-VLSI, Mentor Announce VLSI/Embedded System Design Contest
Mentor Graphics Hardware-assisted Solution Accelerates Verification of USB 2.0 Products
Statistical Analysis of Test Failure Data Improves IC Yield
