https://www.ednasia.com/downloads/verifying-additive-phase-noise-and-jitter-attenuation-of-plls-in-high-speed-digital-designs/
Verifying additive phase noise and jitter attenuation of PLLs in high-speed digital designs