Power MOSFET package enables innovative Source-Down technology

Article By : Infineon Technologies AG

The package sets a new standard in power MOSFET performance.

High power density, optimized performance, and ease of use are key requirements when designing modern power systems. To offer practical solutions for design challenges in end applications, Infineon Technologies AG has launched the new generation of OptiMOS Source-Down (SD) power MOSFETs. They come in a PQFN 3.3-by-3.3mm package and a wide voltage class ranging from 25V up to 100V.

This package sets a new standard in power MOSFET performance, offering higher efficiency, higher power density, superior thermal management and low bill-of-material (BOM). The PQFN addresses applications including motor drives, SMPS for server and telecom and OR-ing, as well as battery management systems.

Compared to the standard Drain-Down concept, the latest Source-Down package technology enables a larger silicon die in the same package outline. In addition, the losses contributed by the package, limiting the overall performance of the device, can be reduced. This enables a reduction in R DS(on) by up to 30% compared to the state of the art Drain-Down package. The benefit at the system level is a shrink in the form factor with the possibility to move from a SuperSO8 5-by-6mm footprint to a PQFN 3.3-by-3.3mm package with a space reduction of about 65%. This allows for the available space to be used more effectively, enhancing the power density and system efficiency in the end system.

Additionally, in the Source-Down concept, the heat is dissipated directly into the PCB through a thermal pad instead of over the bond wire or the copper clip. This improves the thermal resistance RthJC by more than 20%, from 1.8K/W down to 1.4K/W, thus enabling simplified thermal management. Infineon offers two different footprint versions and layout options: the SD Standard-Gate and the SD Center-Gate. The Standard-Gate layout simplifies the drop-in replacement of Drain-Down packages, while the Center-Gate layout enables optimized and easier parallelization. These two options can bring optimal device arrangement in the PCB, optimized PCB parasitics, and ease of use.

 

Expo booth:

New products & solutions, whitepaper downloads, reference designs, videos

Conference sessions:
  • Internet of Things (IoT)
  • Supply Chain
  • Automotive Electronics
  • Wave of Wireless
3 Rounds Lucky Draw:

Register, join the conference, and visit the booths for a chance to win great prizes.

Leave a comment